

# 622 and 2488 Mbit/s Cell-Based Physical Layer

AF-PHY-0128.000

**July, 1999** 

# 622 and 2488 Mbit/s Cell-Based Physical Layer

© 1999 by The ATM Forum. This specification/document may be reproduced and distributed in whole, but (except as provided in the next sentence) not in part, for internal and informational use only and not for commercial distribution. Notwithstanding the foregoing sentence, any protocol implementation conformance statements (PICS) or implementation conformance statements (ICS) contained in this specification/document may be separately reproduced and distributed provided that it is reproduced and distributed in whole, but not in part, for uses other than commercial distribution. All other rights reserved. Except as expressly stated in this notice, no part of this specification/document may be reproduced or transmitted in any form or by any means, or stored in any information storage and retrieval system, without the prior written permission of The ATM Forum.

The information in this publication is believed to be accurate as of its publication date. Such information is subject to change without notice and The ATM Forum is not responsible for any errors. The ATM Forum does not assume any responsibility to update or correct any information in this publication. Notwithstanding anything to the contrary, neither The ATM Forum nor the publisher make any representation or warranty, expressed or implied, concerning the completeness, accuracy, or applicability of any information contained in this publication. No liability of any kind shall be assumed by The ATM Forum or the publisher as a result of reliance upon any information contained in this publication.

The receipt or any use of this document or its contents does not in any way create by implication or otherwise:

- Any express or implied license or right to or under any ATM Forum member company's patent, copyright, trademark or trade secret rights which are or may be associated with the ideas, techniques, concepts or expressions contained herein; nor
- Any warranty or representation that any ATM Forum member companies will announce any product(s) and/or service(s) related thereto, or if such announcements are made, that such announced product(s) and/or service(s) embody any or all of the ideas, technologies, or concepts contained herein; nor
- Any form of relationship between any ATM Forum member companies and the recipient or user of this document.

Implementation or use of specific ATM standards or recommendations and ATM Forum specifications will be voluntary, and no company shall agree or be obliged to implement them by virtue of participation in The ATM Forum.

The ATM Forum is a non-profit international organization accelerating industry cooperation on ATM technology. The ATM Forum does not, expressly or otherwise, endorse or promote any specific products or services.

NOTE: The user's attention is called to the possibility that implementation of the ATM interoperability specification contained herein may require use of an invention covered by patent rights held by ATM Forum Member companies or others. By publication of this ATM interoperability specification, no position is taken by The ATM Forum with respect to validity of any patent claims or of any patent rights related thereto or the ability to obtain the license to use such rights. ATM Forum Member companies agree to grant licenses under the relevant patents they own on reasonable and nondiscriminatory terms and conditions to applicants desiring to obtain such a license. For additional information contact:

The ATM Forum
Worldwide Headquarters
2570 West El Camino Real, Suite 304
Mountain View, CA 94040-1313

Tel: +1-650-949-6700 Fax:+1-650-949-6705 Physical Working Group Chair : John Mick

Editor : Patrick Battistello

# **Table of Contents**

1.	Introduction	1
2.	Transmission Convergence Sublayer	1
	2.1. Physical Layer Cells	1
	2.2. Transmitter operation	1
	2.2.1. Cell rate decoupling	
	2.2.2. Insertion of F3 OAM cells	
	2.2.3. Scrambling	
	2.2.4. HEC generation	3
	2.2.5. Order of transmission of cells	
	2.3. Receiver operation	3
	2.3.1. Cell delineation.	
	2.3.2. HEC verification.	
	2.3.3. Descrambling	
	2.3.4. Extraction of Physical Layer Cells	
	2.4. OAM functionality	
	2.4.1. Maintenance signals	
	2.4.2. Transmission performance monitoring	
•	2.4.3. Allocation of OAM functions in information field	
3.	PMD for the 622 Mbit/s interface	
	3.1. Single-Mode fiber interface	
	3.2. Multi-Mode fiber interface	
	3.3. Synchronisation	
	3.4. Media interface connector	9
4.	PMD for the 2488 Mbit/s interface	9
	4.1. SingleMode fiber interface	9
	4.2. Synchronisation	9
	4.3. Media interface connector	. 10
5.		
	pendix A: Distributed sample descrambler implementation example	
P	A.1. Acquisition of scrambler synchronisation	
	A.2. Acquisition state	
	A.3. Verification of descrambler synchronisation	
	A.4. Steady state operation (synchronised scrambler)	
Ap	pendix B: Test patterns	
	B.1. Introduction	
	B.2. Transmitter operation	
	B.3. Receiver operation.	
	B.4. Parallel implementation	.21

# **List of Figures**

Figure 1 : Cell delineation state diagram	. 8 14
List of Tables	
Table 1: Header pattern for idle cell identification	
Table 2: Header pattern for F3 OAM cell identification	
Table 3 : Interface transport capability	
Table 4: PRBS phase as added to payload and all header except HEC	. :
Table 5 : Resultant transmitted data element	
Table 6 : Allocation of OAM functions in information field	
Table 7 : Coding of TP-RDI defect information	. 8

# **List of Acronyms**

Alarm Indication Signal
Bit Interleaved Parity
Cell Error Control
Cyclic Redundancy Check
Distributed Sample Scrambler
Error Detection Code
Header Error Control
Loss of Cell Delineation
Loss Of Maintenance
Loss Of Signal
Most Significant Bit
Operation And Maintenance
Out of Cell Delineation
Physical Coding Sublayer
Physical Medium Attachment
Physical Medium Dependent
Pseudo Random Binary Sequence
Primary Reference Source
PL-OAM Sequence Number
Remote Defect Indication
Remote Errored Blocks
Transmission Convergence
Transmission Path

[This page is intentionally left blank]

#### 1. Introduction

Cell-Based Physical Layer specification provides the necessary functions to transport ATM cells directly on the physical media without using any frame structure. The intend of this specification is to provide a simple ATM physical interface with robust transmission properties, maximum bandwidth and only the minimum set of functionnalities required for ATM transport. This specification applies both at the public UNI, the private UNI and the private NNI.

The functions of the physical layer (U-plane) are grouped into the Transmission Convergence (TC) sublayer (covered in section 2) and the Physical Media Dependent (PMD) sublayer (covered in section 3 and 4).

The Physical Medium Dependent sublayer is application specific and depends on the bit rate and the interface reach. The Transmission Convergence sublayer is bit rate independent as it requires no frame structure. Therefore the same Transmission Convergence sublayer is used for the 622 and the 2488 Mbit/s interfaces. Due to the cell-based structure of the Transmission Convergence sublayer, transport capabilities of respectively 620.640 and 2482.560 Mbit/s are available at the ATM layer.

This specification also provides the OAM functions residing in the physical layer management (M-plane).

# 2. Transmission Convergence Sublayer

# 2.1. Physical Layer Cells

Physical Layer Cells include F3 OAM cells and idle cells. Physical Layer F3 OAM cells are used for operation and maintenance at the Transmission Path level. Idle cells are used for cell rate decoupling. Physical Layer F1 OAM cells shall not be implemented as Section regeneration level may be optical rather than electrical.

(R1) The first four octets of an idle cell header shall be as shown in Table 1. The cell payload content of an idle cell shall be "01101010" repeated 48 times. These values are given prior to scrambling.

Table 1: Header pattern for idle cell identification

	Octet 1	Octet 2	Octet 3	Octet 4
Header Pattern	00000000	00000000	00000000	00000001

(R2) The first four octets of a Physical Layer F3 OAM cell shall be as shown in Table 2. The cell payload content of a Physical Layer F3 OAM cell shall be as indicated in §2.4.3. These values are given prior to scrambling.

Table 2: Header pattern for F3 OAM cell identification

	Octet 1	Octet 2	Octet 3	Octet 4
Header Pattern	00000000	00000000	00000000	00001001

# 2.2. Transmitter operation

# 2.2.1. Cell rate decoupling

- (R3) The interface structure shall consist of a continuous stream of cells. Each cell contains 53 octets.
- (R4) When there is no F3 OAM cell or ATM Layer cell to transmit, the physical layer shall insert idle cells for cell rate decoupling. Idle cells format is defined in §2.1.

Note that the ATM layer can insert Unassigned cells to perform cell rate decoupling. Unassigned cells are defined in ITU-T I.361 [3] and are part of the ATM Layer cells. However, insertion of Unassigned cells for cell rate decoupling is not required as this function is done at the physical layer by inserting idle cells.

#### 2.2.2. Insertion of F3 OAM cells

(R5) One F3 OAM cell shall be inserted every 431 contiguous cells. F3 OAM cell insertion shall be done prior to any other cell.

The resulting cell stream consists in one F3 OAM cell followed by 431 contiguous cells (ATM Layer cells or idle cells) and then another F3 OAM cell. The overhead induced by F3 OAM cell insertion is 1/432. The resulting interface transport capability is indicated in Table 3.

Table 3: Interface transport capability

Interface bit rate (Mbit/s)	622.080	2488.320
Transport capability (Mbit/s)	620.640	2482.560

# 2.2.3. Scrambling

Scrambling is used to improve the security and robustness of the HEC cell delineation mechanism as described in §2.3.1. In addition it helps randomising the data in the information field for improvement of the transmission performance.

(R6) All the cells shall be scrambled by using the DSS (Distributed Sample Scrambler). The DSS shall scramble both the payload and the header (except the HEC field) of each cell.

The Distributed Sample Scrambler (DSS) is an additive Pseudo Random Binary Sequence (PRBS) scrambler that does not introduce error multiplication, and is of sufficiently high performance that an underlying PMD sublayer can rely on it to provide a high degree of randomisation . De-scrambling at the receiver is achieved by modulo addition of an identical locally generated pseudo random sequence having phase synchronisation with the first in respect of the transmitted cells. The scrambler does not affect the performance of the 8 bit HEC mechanism during steady state operation.

Phase synchronisation of a receiver PRBS with polynomial generator order r is achieved by sending r linearly independent source PRBS samples through the transmission channel as conveyed data samples. When received without error these r samples are sufficient to synchronise the phase of the PRBS generator at the receiver to that of the transmitter PRBS generator.

A simple timing skew between the source PRBS samples and the conveyed PRBS samples serves as a means of decoupling the sample times of the source PRBS samples from the conveyed PRBS samples. This enables linear independence of PRBS samples to be simply achieved by taking samples at equal intervals of half an ATM cell (212 bits) from the source PRBS generator.

- (R7) The transmitter pseudo random binary sequence shall be added (modulo-2) to the complete cell bit by bit excepting the HEC field. The pseudo random sequence polynomial shall be  $x^{31}+x^{28}+1$ .
- (R8) The CRC octet for each cell shall then be modified by modulo-2 addition of the CRC calculated on the 32 bit of the scrambler sequence co-incident with the first 32 header bits. This is equivalent to calculation of the CRC on the first 32 bits of the scrambled header.

The first two bits of the HEC field are then modified as follows by two bits from the PRBS generator. The two bits from the PRBS generator will be referred to as the PRBS source bits and the two bits of the CRC onto which they are mapped will be referred to as the PRBS transport bits.

(R9) To the first HEC bit (HEC8) it shall be added (modulo-2) the value of PRBS generator that was added (modulo-2) 211 bits earlier to the previous cell payload (Ut-211). To the second bit of the HEC field it shall be added (modulo-2) the current value of the PRBS generator (Ut+1). These samples are exactly half a cell apart (212 bits) and the first (Ut-211) is delayed by 211 bits before conveyence (requiring one D-type latch for storage) (211 bits is 1 bit less than half a cell).

Table 4: PRBS phase as added to payload and all header except HEC

Ut-1	Ut	Ut+1	Ut+2	Ut+3	Ut+4	Ut+5	Ut+6	Ut+7	Ut+8	Ut+9

Table 5: Resultant transmitted data element

CLP	HEC8	HEC7	HEC6	HEC5	HEC4	HEC3	HEC2	HEC1	1st	2nd
+	+	+							payload_bit	payload_bit
Ut-1	Ut-211	Ut+1							+ Ut+8	+ Ut+9

# 2.2.4. HEC generation

(R10) The HEC byte shall be generated as specified in Recommendation ITU-T I.432.1 [1] §7.3.2.2. This shall include the recommended modulo-2 addition of the pattern "01010101" (55 hexa) to the HEC bits.

#### 2.2.5. Order of transmission of cells

(R11) Each cell shall be transmitted starting from the first byte of the cell header to the last byte of the cell payload (bytes are sent in increasing order). Within each byte, the Most Significant Bit (MSB) shall be transmitted first (bits are sent in decreasing order).

# 2.3. Receiver operation

#### 2.3.1. Cell delineation

Cell delineation is performed by using the correlation between the header bits to be protected (32 bits) and the relevant control bits (8 bits) introduced in the header by the HEC using a shortened cyclic code with generating polynomial  $x^8 + x^2 + x + 1$ . Figure 1 shows the state diagram of the HEC cell delineation method.




Figure 1: Cell delineation state diagram

- (R12) In the HUNT state, the delineation process is performed by checking bit by bit for the correct HEC (i.e. syndrome equals zero) for the assumed header field. Prior to scrambler synchronisation, only the last six bits of the HEC are to be used for cell delineation checking. Once such an agreement is found, it is assumed that one header has been found, and the process enters the PRESYNC state.
- (R13) In the PRESYNC state, the delineation process is performed by checking cell by cell for the correct HEC. Prior to scrambler synchronisation, only the last six bits of the HEC are to be used for cell delineation

checking. The process repeats until the correct HEC has been confirmed DELTA times consecutively, at which point the process moves to the SYNC state. If an incorrect HEC is found, the process returns to the HUNT state. The total number of consecutive correct HEC required to move from the HUNT state to the SYNC state is therefore DELTA  $\pm 1$ .

- (R14) In the SYNC state the cell delineation will be assumed to be lost if an incorrect HEC is obtained ALPHA times consecutively.
- (R15) Cells with correct HECs (or cell headers with single bit errors which are corrected) shall be passed to the ATM layer when the cell delineation process is in SYNC state and the descrambler is in Steady State operation. In any case, idle cells and Physical Layer OAM cells shall not be passed to the ATM layer.
- (R16) The value of ALPHA shall be equal to 7. The value of DELTA shall be equal to 8.

# 2.3.2. HEC verification

(R17) HEC sequence error detection shall be performed as specified in Recommendation ITU-T I.432.1 [1] §7.3.2.1. This shall include both error detection and single bit error correction. Single bit error correction shall only be performed when the descrambler is in Steady State operation.

# 2.3.3. Descrambling

Three basic states of descrambler operation are defined:

- (I) Acquisition of scrambler synchronisation
- (II) Verification of descrambler synchronisation
- (III) Steady state operation

The transition between these three states is based on the value of a confidence counter (C).

## Receiver state (I): Acquisition of scrambler synchronisation

(R18) The descrambler shall enter this state at start-up and each time the cell delineation process enters the HUNT state. When entering this state the confidence counter shall be reset to 0 (C=0).

#### Cell delineation

The cell delineation mechanism is independent of the descrambler synchronisation mechanism. However while the descrambler is in Acquisition or Verification states, the cell delineation is determined by using only the last six bits of the HEC field. This is because the first two bits of the HEC field have been modified by the modulo 2 addition of the conveyed data samples and cannot therefore be used in delineation or HEC evaluation until the descrambler is synchronised (Steady State operation).

# Acquisition of scrambler synchronisation

- (R19) In Acquisition state, the conveyed samples  $(U_{t-211}, U_{t+1})$  shall be extracted from the bitstream by modulo 2 addition of the predicted values for HEC<sub>8</sub> and HEC<sub>7</sub> to the received values. The predicted values correspond to bits HEC<sub>8</sub> and HEC<sub>7</sub> of the HEC value calculated over the first four bytes of the received header.
- (R20) The conveyed bits (U<sub>t-211</sub>,U<sub>t+1</sub>) shall be used as samples for descrambler synchronisation in the receiver. As the degree of the scrambler polynomial is equal to 31, the number of consecutive error free conveyed samples needed to synchronise the descrambler is equal to 31 (16 cells).

Descrambler synchronisation may be achieved by comparing, every 212 bits, the received sample bit to the corresponding bit locally generated by the descrambler (FigureA/1). If these two bits are not identical a constant

correction vector is applied to the descrambler through feedforward taps. At time t, the sample conveyed in  $HEC_8$  ( $U_{t-211}$ ) is compared to the descrambler bit  $V_{t-211}$  generated at time t-211. At time t+212, the sample conveyed in  $HEC_7$  ( $U_{t+1}$ ) is compared to the descrambler bit  $V_{t+1}$  generated at time t+1 (both  $U_{t+1}$  and  $V_{t+1}$  have been stored during 211 bits before being compared). Because both conveyed samples are compared to the corresponding descrambler bits 211 bits behind their point of modulo addition to the transmitted data sequence, the recursive descrambler feedforward taps are chosen to generate a sequence that is advanced by 211 samples (FigureA/1).

(R21) For every cell received correctly with no errors detected in HEC bits 1 to 6 the confidence counter shall be incremented (C=C+1). Any error detected in HEC bits 1 to 6 results in a return to the initial state (C=0). When the confidence counter reaches the value of 16 the descrambler process shall enter the Verification state.

## Time to achieve scrambler synchronisation

Two bit samples are conveyed per cell, which are linearly independent. The number of consecutive error free conveyed samples needed to synchronise the descrambler is equal to the degree of the scrambler polynomial, therefore 16 cells provide the 31 samples necessary to synchronise the descrambler.

The descrambler synchronisation process is not disabled during cell delineation, however the descrambler will not begin to converge until the cell delineation mechanism has located the true position of the HEC field in the header and is no longer in its HUNT state. Therefore the start of descrambler synchronisation acquisition convergence will be coincident with the final transition from the HUNT state to the PRESYNC state of the cell delineation mechanism.

#### 2) Receiver state (II): Verification of descrambler synchronisation

The Verification state differs from the Acquisition state in that the recursive descrambler is assumed to be synchronised and is no longer modified with synchronising samples. Verification is needed because errors undetectable by the 6 bits HEC check may have occurred in the conveyed bits during the Acquisition state (resulting in incorrect descrambler synchronisation). The verification phase tests the predicted PRBS generated locally by the descrambler against the remote reference sequence given by the conveyed samples. To verify descrambler Acquisition phase overall such that the probability of false descrambler synchronisation is less than  $10^{-6}$  requires 16 verifications (8 cells) where the transmission ratio is better than  $10^{-3}$ .

- (R22) In Verification state, the conveyed samples  $(U_{t-211}, U_{t+1})$  shall be extracted from the bitstream by modulo 2 addition of the predicted values for HEC<sub>8</sub> and HEC<sub>7</sub> to the received values. The predicted values correspond to bits HEC<sub>8</sub> and HEC<sub>7</sub> of the HEC value calculated over the first four bytes of the received header.
- (R23) For each cell received without detected errors in HEC bits 1 to 6, the conveyed samples  $(U_{t-211}, U_{t+1})$  shall be compared to the corresponding PRBS bits generated locally by the descrambler  $(V_{t-211}, V_{t+1})$ . For each cell with two correct predictions received, the confidence counter shall be incremented (C=C+1). If one or two incorrect predictions are made then the confidence counter shall be decremented (C=C+1).
- (R24) If the confidence counter falls below the value of 8, the descrambler process shall return to the Acquisition state and the confidence counter is reset (C=0).
- (R25) When the confidence counter reaches the value of 24, the descrambler process shall enter the Steady state operation.

# 3) Receiver state (III): Steady state operation (synchronised scrambler)

In this state the HEC<sub>8</sub> and HEC<sub>7</sub> bits can both be returned to normal use following their descrambling by using the bits generated locally  $(V_{t-2,1}, V_{t+1})$ . Properties of error detection and correction are not affected by this process.

Both cell delineation and descrambler synchronisation robustness to channel bit-slip are reliably monitored in this state by the existing cell delineation state machine.

- (R26) In this state, the two PRBS bits generated locally by the descrambler shall be used to extract the two conveyed samples  $(U_{t-211}, U_{t+1})$  by modulo addition. Therefore bits HEC<sub>8</sub> and HEC<sub>7</sub> can both be returned to normal use. Properties of error detection and correction are not affected by this process.
- (R27) When the cell delineation process detects a non-zero syndrome with error bits confined to bits HEC<sub>8</sub> and HEC<sub>7</sub> the confidence counter shall be decremented (C=C-1), else it shall be incremented (C=C+1). The confidence counter shall have an upper limit of 24.
- (R28) If the confidence counter falls below the value of 16 or if the cell delineation process returns to the HUNT state, the descrambler process shall return to the Acquisition state.

# 2.3.4. Extraction of Physical Layer Cells

- (R29) Idle cells shall be extracted, as these cells shall not be passed to the ATM Layer.
- (R30) Physical Layer F3 OAM cells shall be extracted for maintenance and performance monitoring functions. These cells shall not be passed to the ATM Layer.

# 2.4. OAM functionality

# 2.4.1. Maintenance signals

(R31) Transmission Path Remote Defect Indication (TP-RDI) shall be provided to alert the upstream equipment in the opposite direction of transmission that a defect has been detected along the downstream path. It shall be set when a Loss Of Cell Delineation (LCD), Loss of Maintenance flow (LOM) or Loss of Signal (LOS) has been detected at the path level. The time to set this signal must be as short as possible but long enough to filter intermittent defect information. The coding of this field is defined in §2.4.3.

# <u>Description of defects</u>:

**Loss of Signal (LOS) -** LOS is considered to have occurred when the amplitude of the relevant signal has dropped below prescribed limits for a prescribed period.

**Out of Cell Delineation (OCD)** - An OCD anomaly occurs when the cell delineation process changes from SYNC state to HUNT state while in a working state (refer to Figure 1). An OCD anomaly terminates when the PRESYNC to SYNC state transition occurs (refer to Figure 1) or when the OCD anomaly persists and the LCD maintenance state is entered (see below).

**Loss of Cell Delineation** (**LCD**) - An LCD defect occurs when an OCD anomaly (see above) has persisted for x ms. An LCD defect terminates when the cell delineation process (refer to Figure 1) enters and remains in the SYNC state for x continuous milliseconds. The value of x shall be in the range 1 to 4.

**Loss of Maintenance (LOM)** - Loss of one F3 OAM cell is detected when no F3 OAM cell is received 431 cells after the last received F3 OAM cell. LOM defect is declared when two successive anomalies (loss of one F3 OAM cell) are detected.

#### 2.4.2. Transmission performance monitoring

Transmission performance monitoring is performed to detect and report transmission errors. At the Transmission Path level, this function is achieved by using Physical Layer F3 OAM cells.

Physical Layer F3 OAM cells are inserted on a recurrent basis (every 431 cells) in the cell flow. Each F3 OAM cell monitors 8 logic blocks of 54 cells each. For each monitored block, performance monitoring is achieved by checking

the BIP-8 value. The BIP-8 calculation is performed only on the cell payload because the cell header is already monitored by the HEC field.

Upon reception of one F3 OAM cell, the receiver determines the number of BIP-8 violation in each monitored block. The performance is then calculated according to anomalies a1 to a4 defined in Recommendation ITU-T G.826 Annex D [4]. The total number of errored blocks detected in one direction between two consecutive F3 OAM cells is sent in the opposite direction of transmission by using the REB field (cf. §2.4.3). Therefore both the transmitter and the receiver have the same view of the performance measured in one particular direction of transmission.

## 2.4.3. Allocation of OAM functions in information field

(R32) F3 OAM cell payload shall be allocated as defined in Table 6.

Table 6: Allocation of OAM functions in information field

1	R	25	R
2	R	26	R
3	PSN	27	R
4	R	28	R
5	R	29	R
6	R	30	RDI
7	R	31	R
8	EDC-B1	32	R
9	EDC-B2	33	R
10	EDC-B3	34	R
11	EDC-B4	35	R
12	EDC-B5	36	R
13	EDC-B6	37	R
14	EDC-B7	38	R
15	EDC-B8	39	R
16	R	40	R
17	R	41	R
18	R	42	R
19	R	43	R
20	R	44	R
21	R	45	R
22	R	46	REB (note 1)
23	R	47	
24	R	48	CEC (8) (note 1)

Note 1: MSB is bit 2 of byte 47 and LSB is bit 1 of byte 48. Bits 3 to 8 of byte 47 are set to 0.

- (R33) **PL-OAM Sequence Number (PSN)**: this field shall be used to number the F3 OAM cells. It is designed to have a sufficiently large cycle compared with the duration of cell loss and insertion. 8 bits are allocated to PSN. The counting is then done modulo 256. This field shall be incremented by one at each new F3 OAM cell being sent.
- (R34) **Error detection code** (**EDC**): this code shall be a BIP-8 calculated on a block of 54 cells repeated for each monitored block. The number of monitored blocks is equal to 8. The field EDC-Bn shall correspond to the BIP-8 calculated on the monitored block number n. For F3 OAM cell number n, the first monitored block shall begin with the first cell following the F3 OAM cell number n-1. The last monitored block shall end at the end of the F3 OAM cell number n, as indicated in Figure 2.




Figure 2: Definition of the monitored block boundaries

F3 OAM cells shall not be taken into account by the BIP-8 calculation. This means the BIP-8 calculation shall be stopped during F3 OAM cells. For the other cells (ATM layer cells and idle cells) the BIP-8 shall be calculated only on the cell payload before the scrambling is performed.

One octet is allocated for each EDC-Bn field. Each bit of the EDC-Bn field shall be equal to the BIP calculated on the same range bits of each monitored octet (i.e. the Most Significant Bit of each EDC-Bn octet shall be equal to the BIP calculated on the Most Significant Bit of each octet of the monitored block).

- (R35) **Remote Errored Blocks** (**REB**): this field shall indicate to the far end direction the total number of errored blocks between two consecutive F3 OAM cells in accordance with anomalies at to a4 defined in Annex D of ITU-T Recommendation G.826 [4]. The REB field shall be the value of a running counter (modulo 256) increased periodically by the number of errored blocks detected in one direction of transmission (in accordance with G.826 Annex D). The value of this running counter shall be put in the REB field of each F3 OAM cell being sent in the opposite direction. By subtracting the values contained in the REB fields of two consecutively received valid F3 OAM cells (i.e. CEC field indicates a valid cell payload), the receiving system knows the total number of errored blocks measured by the far end system.
- (R36) **Transmission Path Remote Defect Indication (TP-RDI)**: this field shall be used to alert the upstream equipment in the opposite direction of transmission that a defect has been detected along the downstream path. The possible defects are LOM, LCD and LOS. The coding of this field shall be as indicated in Table 7.

Table 7: Coding of TP-RDI defect information

MSB					LSB				
0	0	0	0	LOM	LCD	LOS	RDI_indication		

When a defect is detected (LOM, LCD or LOS), the corresponding bit shall be set to 1, else it shall remain 0. When at least one defect is detected, the RDI\_indication bit shall be set to 1, else it shall remain 0.

- (R37) Cell Error Control (CEC) is used to detect errors in the cell payload. A CRC 10 shall be used (it should be the same as in the F4/F5 flows). When the CEC value indicates an invalid payload the F3 OAM cell is considered as errored and an anomaly is raised (refer to Recommendation ITU-T G.826 [4]). Similarly when the HEC value indicates an invalid header the F3 OAM cell is also considered as errored and an anomaly is raised (refer to [4]).
- (R38) **Reserved Field (R)** shall contain the octet pattern of "01101010" (6A hexa), which is the same as that of the idle cells.

## PMD for the 622 Mbit/s interface

Currently, three fiber-based PMDs are defined for the 622.080 Mbit/s interface [7]. Other PMD types are for further study. A single-mode fiber interface and two multi-mode fiber interfaces are defined. The support of either longer link distances or other fiber types is based on the chosen implementation.

(R39) The public UNI shall use the single-mode interface.

- (O1) The private UNI and the private NNI may use the single-mode interface.
- (O2) The private UNI and the private NNI may use either multi-mode interface.

The physical media consists of two fiber links, one for each direction of transmission.

# 3.1. Single-Mode fiber interface

(R40) This interface shall be as specified in §2.1.1 of AF/PHY/0046.000 specification [7].

#### 3.2. Multi-Mode fiber interface

(R41) This interface shall be as specified in §2.1.2 of AF/PHY/0046.000 specification [7].

# 3.3. Synchronisation

(R42) Interface synchronisation shall be as specified in §2.1.3 of AF/PHY/0046.000 [7].

## 3.4. Media interface connector

(R43) Media interface connector shall be as specified in §2.1.4 of AF/PHY/0046.000 [7].

Additive set of connectors supported by this interface is specified in AF/PHY/0110.000 [8].

# 4. PMD for the 2488 Mbit/s interface

Currently, six fiber-based PMD are defined for the 2488.320 Mbit/s interface.

# 4.1. SingleMode fiber interface

- (R44) The single mode fiber interface shall conform at least to one of the following single mode fiber interfaces defined in Recommendation ITU-T G.957 [6]:
  - I-16: 2km target distance, 0-7dB attenuation range, 1310nm region on single mode fiber,
  - S-16.1: 15km target distance, 0-12dB attenuation range, 1310nm region on single mode fiber,
  - S-16.2: 15km target distance, 0-12dB attenuation range, 1550nm region on single mode fiber,
  - L-16.1: 40km target distance, 10-24dB attenuation range, 1310nm region on single mode fiber,
  - L-16.2: 80km target distance, 10-24dB attenuation range, 1550nm region on single mode fiber,
  - L-16.3: 80km target distance, 10-24dB attenuation range, 1550nm region on dispersion shifted single mode fiber.
- (R45) The jitter of the single mode fiber interface shall conform to §10.1 of Recommendation G.783 [7] for the following jitter performance parameters: jitter generation and jitter tolerance.

# 4.2. Synchronisation

The public UNI must be synchronised to a primary reference source as described below. The private UNI and the private NNI typically do not require synchronisation and shall operate as described for asynchronous operation below. In private UNI or private NNI applications where synchronisation is required, it shall be provided as described for the public UNI below.

(R46) In normal asynchronous operation, the transmit timing at the private UNI or the private NNI in both directions of transmission shall be within ±20 ppm of 2488.32 Mbps.

- (R47) In normal synchronous operation, the transmit timing at the public UNI in the direction of the network to the customer shall be traceable to a Primary Reference Source (PRS) as defined in Recommendation G.813 [9].
- (R48) In normal synchronous operation, the transmit timing at the public UNI in the direction of the customer to the network shall be traceable to a PRS.
- (R49) When in a maintenance state, the timing of the signals from the network side may lack traceability to a PRS; in that case, the signals at the public UNI in the direction from the network to the customer shall be within  $\pm 20$  ppm of 2488.32 Mbps.
- (R50) When in a maintenance state, the timing of the signals from the customer interface may lack traceability to a PRS; in that case, the signals at the public UNI in the direction from the customer to the network shall be within  $\pm 20$  ppm of 2488.32 Mbps.

# 4.3. Media interface connector

The whole set of connectors supported by this interface is specified in AF/PHY/0110.000 [8].

# 5. References

- [1] Recommendation ITU-T I.432.1 B-ISDN User-Network Interface Physical Layer Specification General Characteristics February, 1999.
- [2] Recommendation ITU-T I.432.2 B-ISDN User-Network Interface Physical Layer Specification for 155 520 Kbit/s and 622 080 Kbit/s February, 1999.
- [3] Recommendation ITU-T I.361 B-ISDN ATM Layer Specification February, 1999.
- [4] Recommendation ITU-T G.826 Error Performance Parameters and Objectives for International, Constant Bit Rate Digital Paths at or Above the Primary Rate February, 1999.
- [5] ATM Forum specification AF/PHY/0046.000 622.080 Mbps Physical Layer Specification January, 1996.
- [6] Recommendation ITU-T G.957 Optical Interfaces for Equipments and Systems Relating to the Synchronous Digital Hierarchy July, 1995.
- [7] Recommendation ITU-T G.783 Characteristics of Synchronous Digital Hierarchy (SDH) Equipment Functional Blocks April, 1997.
- [8] ATM Forum specification AF/PHY/0110.000 Physical Layer High Density Glass Optical Fiber Connector Annex January, 1999.
- [9] Recommendation ITU-T G.813 Timing Characteristics of SDH Equipment Slave Clocks (SEC) August, 1996.

# **Appendix A:** Distributed sample descrambler implementation example

(Informative)

# A.1. Acquisition of scrambler synchronisation

The conveyed bits are extracted by modulo addition of the predicted values for HEC<sub>8</sub> and HEC<sub>7</sub> from the received values. Scrambler synchronisation may for example be achieved by comparing the conveyed samples ( $U_{t-211}$ ,  $U_{t+1}$ ) at half cell intervals to the recursive descrambler sequence  $V_t$  (Figure A/1). In order to ensure the samples are compared to the recursive descrambler sequence at the same interval they were extracted from the source PRBS, the second sample  $U_{(t+1)}$  (derived from HEC<sub>7</sub>) is stored for 211 bits before it is used.

Additionally, because both samples are applied to the recursive descrambler 211 bits behind their point of modulo addition to the transmitted data sequence, the recursive descrambler feedforward taps are chosen to generate a sequence that is advanced by 211 samples.

# **Example: Implementation: The recursive descrambler**

Figure A/1 illustrates an example of the recursive descrambler implementation. Notation of sample values indicates the important sample values in each cell, time being referenced to the conveyed PRBS sample being received with HEC<sub>8</sub>.

# A.2. Acquisition state

# At time t:

- the receiver PRBS generator sample  $V_t$  is at the input to the lower D-type  $D_2$ ;
- the source PRBS sample  $S_t = U_{t-211}$  conveyed via HEC<sub>8</sub> is at input  $D_1$ ;
- the sample previously stored at the output of the lower D-type is  $Q_2 = V_{t-211}$

$$Xor2 = D_1 + Q_2 = U_{t-211} + V_{t-211}$$

At this time, the feedforward taps (constant correction vector) are applied to the descrambler if AND2 gate output is high, that is if  $U_{t-211} \neq V_{t-211}$ .

#### At time t+1:

- the receiver sample  $V_{t+1}$  is at the input to  $D_2$ ;
- the sample  $S_{t+1} = U_{t+1}$  is at the input to  $D_1$ .

These values are latched on the following clock edge such that:

At time t+2 through until t+212:

$$-$$
 Xor1 =  $V_{t+1} + U_{t+1}$ 

#### At time t+212:

At this time, the feedforward taps (constant correction vector) are applied to the descrambler if AND1 gate output is high, that is if  $U_{t+1} \neq V_{t+1}$ .

At time t+213 = L+t-211 (L being the duration of a cell):

$$Q_2 = V_{t+213} = V_{t-211+L}$$
 (held until the next cell cycle).


# A.3. Verification of descrambler synchronisation

In this state the conveyed samples  $(U_{t-211}, U_{t+1})$  are extracted in the same way as during the Acquisition state, but the feedforward taps are no longer applied. Instead for each cell received with no error detected in bits HEC 1 to 6, the conveyed samples  $(U_{t-211}, U_{t+1})$  are compared to the corresponding bits  $(V_{t-211}, V_{t+1})$  generated locally by the descrambler. Each time two correct predictions are made the confidence counter is incremented, else it is decremented.

# A.4. Steady state operation (synchronised scrambler)

In this state the descrambler is assumed to be synchronised and feedforward taps are no longer applied. Instead, the descrambler samples  $(V_{t-211}, V_{t+1})$  are added by modulo-2 addition to the first two bits of the received HEC byte in order to regenerate the values of HEC8 and HEC7 bits. Therefore bits HEC8 and HEC7 can both be returned to normal use for error detection and error correction properties.

Figure A/ 1: Example of descrambler implementation



All D - Types clocked at the data bit rate (Clk)  $X^{\scriptscriptstyle 31} \, + X^{\scriptscriptstyle 28} + 1 \, Polynomial \, recursive \, descrambler$ 

# **Appendix B:** Test patterns

(Informative)

## **B.1. Introduction**

The example of operation described in this appendix is based on the transmission of 17 consecutive idle cells generated by the Cell-Based TC sublayer described in §2.2. The transmitter operation is described in section B.2 of this appendix and the receiver operation is described in section B.3 of this appendix.

#### Notations:

- The content of an ATM cell is presented in the following format: H1 H2 H3 H4 HEC P1 ..... P48. The bytes H1 to H4 correspond to the cell header while the bytes P1 to P48 correspond to the cell payload. Each byte is given in hexa value (hXX).
- The reference of time is noted **t** (both in the transmitter and in the receiver),
- U(t+x) is the state of the scrambler in the transmitter at time t+x. It is noted either as a 31 bits vector or as an hexa value (example : U(t+x) = 0000000011111111110000000011111111 = h7F00FF00),
- V(t+x) is the state of the descrambler in the receiver at time t+x. It is noted either as a 31 bits vector or as an hexa value,
- $U_{t+x}$  is the output of the scrambler in the transmitter at time t+x,
- $V_{t+x}$  is the output of the descrambler in the receiver at time t+x.

#### **B.2.** Transmitter operation

The time reference in the transmitter is defined as the time when the first bit of the HEC field of the first cell is generated, coincident with the scrambler state U(t). So t corresponds to the generation of the first  $HEC_8$  bit in the transmitter (cf. figure B/1).

At time t the scrambler in the transmitter is in a random state. Let suppose that U(t) = h3ECFEDE8 so  $U_t = 1$ .

# B.2.1. Cell scrambling

The scrambler sequence is added (modulo 2) bit by bit to the whole cell, except the HEC field, but the scrambler in the transmitter is not stopped during that time. This operation is represented in Figure B/1, as well as the scrambler state at time t.

As U(t) = h3ECFEDE8 we have : U(t-32) = h0ABB8F39 and  $U_{t-32} = 1$ .




Figure B/1: Scrambling operation and scrambler initial state

After the scrambling is performed, the 17 idle cells become:

```
BE CF ED E9 xx 0B 6F 32 5E B8 35 59 4E EB 27 3E 6B 7C 25 82 79 22 0B 3B 78 7C BD D9 6F
2A BE 3C 34 E6 87 A3 3F BD 6D 6D 9C B4 14 1A EA 31 71 83 6F 6D E3 28 30
Cell 2
77 86 A1 12 xx 0D 39 74 32 D1 FD B3 50 A4 38 4B B3 13 EC 34 4F 01 03 34 76 0A 2D 37 94
AE 91 0E 7B AC 2A E3 55 82 E3 EB EB 33 E1 71 7D 41 CD ED 36 87 5D 11 1D
Cell 3
09 19 41 9F xx CC F0 BF 57 4E F2 93 C2 6A D4 03 BA 60 F0 24 CA D6 FA 1D 20 DA 4D F0 54
08 5C FD F0 8D 6E 3C F1 D4 27 AE E6 F2 2D AB BA DE 99 F4 C0 4C B4 BD 9C
Cell 4
20 50 D0 8F xx C6 C3 92 BB F9 A6 16 D0 71 35 58 BF E9 27 22 99 58 24 74 BF 2A 17 BA 94
ED 4C C4 7F 16 4D D7 17 50 5E C7 43 BD 49 E2 A4 B6 15 F7 1A 15 6C 87 8D
Cell 5
0E 63 05 BF xx 9C 3A F8 30 E3 C2 6B 77 E3 BA 79 89 E4 CB 73 95 9D 39 C6 6A F1 F7 F2 62
E4 88 DA F3 99 84 02 C6 B3 50 31 FE 4B BB 64 00 34 D8 90 1B 3C 20 39 9D
Cell 6
C8 31 98 92 xx 10 D2 7D 7B 34 9B 35 5D 38 9D 27 71 E0 F0 21 E5 D6 FA 45 8E DA 48 CB E8
08 05 31 48 88 41 6E 01 8C 8C 24 03 C9 C2 10 23 17 BD 3A 6F 4C B1 CA 32
20 0D 45 33 xx A4 B3 2A E7 1A 4C E3 A7 88 4F E5 2F 8C 79 80 BF C7 73 12 9B E1 CF 14 91
C7 77 78 27 E1 81 6A 29 C3 OC 6E D7 AE C6 28 CD A9 F6 C5 59 D4 99 C7 36
Cell 8
92 DD 8F 71 \times \times 09 83 8A FC 93 27 A2 28 0C 2D 7E C8 C2 95 09 05 B4 62 9A 48 36 F4 88 0B
1A B9 88 BF 86 F3 82 9F 7A C7 34 D1 41 E5 3C AE 85 81 AB AD 4B 01 F5 96
Cell 9
54 6E CO 3C xx 5B E9 CF 55 11 57 73 E3 2F C1 C1 EC BB 87 85 0A D7 6F 42 AO CO 32 B7 55
9B 56 03 EA 9B D4 21 64 92 F2 4C 98 12 D8 48 A9 10 2C 03 DB 3A 80 22 1D
Cell 10
AF 70 17 94 xx 8B 3C 1B A7 BD A1 95 2C B9 42 60 8A FE BA D1 A2 0E C0 A1 7C E9 93 4D 2F
52 0A 50 B3 9C A9 B2 46 EB D0 58 FB 72 BD 26 59 D6 B0 31 36 DE 7B 69 18
Cell 11
29 32 31 C7 xx 2D 15 8B FC 93 6B B0 28 08 74 7A C8 8F B7 41 01 FC 02 8A 04 20 35 AC 52
5B 29 85 99 1C D3 4A BB EC 8A 26 D1 09 AE 38 AA 91 A7 E3 E4 21 29 E1 92
Cell 12
22 BF A8 73 xx EF BD A8 5F 3C B9 CD 55 AA F7 57 E9 E2 83 C9 55 F5 23 1F EC A0 6F D9 0B
5E 3A 3A BB 47 CF C6 DA EB 7B F8 03 79 50 68 29 7F BE 4A DD 1C 80 20 73
Cell 13
83 70 35 AA xx 89 5B 8F 17 9F 17 F7 4E D7 48 82 68 C2 01 3A 45 BC 09 C8 C8 A0 97 05 03
50 46 42 2B BC F0 BE F4 AE F2 8A BB AA D5 A6 D5 E0 E9 38 ED D7 59 E7 1E
Cell 14
A9 5F CD A2 xx 29 2B 11 90 D8 FF 22 34 26 14 7F 32 35 77 15 5F 25 87 67 54 0B 60 A3 F0
B8 D3 60 F2 E4 88 D6 D3 99 84 D8 86 B3 5C 21 7E 4B 62 4D 00 38 F8 52 1B
Cell 15
8C 07 F7 FA xx 1A FA 20 5D 82 4E 5D 7B 38 61 75 5D EE CD A7 7D 29 59 21 30 DF 38 49 74
55 EC 1D B5 ED 01 F8 2D 12 04 6A 93 1C 56 64 0F E5 D2 90 F9 8E 94 36 73
Cell 16
86 19 79 AA xx CF 03 8A 6B 76 27 AA 79 96 2D EB 72 56 9D 79 D9 DC F5 76 36 6E A5 97 12
2F 0A 47 1E B6 A8 E7 CE 1F C7 AB 65 DB ED F8 8E 11 1C 61 E5 2B E6 C5 80
Cell 17
9B D3 A1 7D xx F7 3F 5B D6 85 93 12 DD 4A 0F 10 76 2C F7 3F 96 8E 85 9E 5D ED 4A C1 7D
```

16 21 8D 33 56 43 D1 4B D0 A2 AE 32 B3 77 A7 56 49 8D 23 D0 13 D0 62 B9

## B.2.2. HEC generation

The HEC value is computed on the scrambled header and the pattern h55 is added to the HEC field by modulo 2 addition.

For the first cell: HEC (BE CF ED E9) = hAD xor h55 = hF8.

The HEC field of each cell after this operation is given in the following table:

Cell	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
HEC	F8	00	F1	A1	9C	7B	89	B4	41	C6	BD	F4	DE	0C	0D	C8	62

## B.2.3. Addition of scrambler samples

The last operation consists in modifying bits HEC<sub>8</sub> and HEC<sub>7</sub> of each cell to convey the two scrambler samples.

For the first cell:  $HEC_8 = HEC_8 \text{ xor } U_{t-211} \text{ and } HEC_7 = HEC_7 \text{ xor } U_{t+1},$ For the second cell:  $HEC_8 = HEC_8 \text{ xor } U_{t+213} \text{ and } HEC_7 = HEC_7 \text{ xor } U_{t+425},$ For the third cell:  $HEC_8 = HEC_8 \text{ xor } U_{t+637} \text{ and } HEC_7 = HEC_7 \text{ xor } U_{t+849},$ 

....

Consequently the final value of the HEC field of each cell is given in the following table:

Cell	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
HEC	78	80	F1	61	5C	7B	49	34	01	46	FD	B4	DE	CC	4D	08	62

# B.2.4. Transmitted bytes

Important note: the transmitter operation has been described in three separate steps (B.2.1, B.2.2 and B.2.3) but as these three operations are linear they can be done at the same time (especially operations B.2.1 and B.2.3 which are both related to the scrambler output).

As a result of the operations described in B.2.1, B.2.2 and B.2.3 the resulting output is given below. Bytes are transmitted from left to right. In each byte the MSB (Most Significant Bit) is transmitted first. The HEC byte of each cell is highlighted.

```
BE CF ED E9 78 0B 6F 32 5E B8 35 59 4E EB 27 3E 6B 7C 25 82 79 22 0B 3B 78 7C BD D9 6F
2A BE 3C 34 E6 87 A3 3F BD 6D 6D 9C B4 14 1A EA 31 71 83 6F 6D E3 28 30 77 86 A1 12 80
OD 39 74 32 D1 FD B3 50 A4 38 4B B3 13 EC 34 4F 01 03 34 76 0A 2D 37 94 AE 91 0E 7B AC
2A E3 55 82 E3 EB EB 33 E1 71 7D 41 CD ED 36 87 5D 11 1D 09 19 41 9F F1 CC
F2 93 C2 6A D4 03 BA 60 F0 24 CA D6 FA 1D 20 DA 4D F0 54 08 5C FD F0 8D 6E 3C F1 D4 27
AE E6 F2 2D AB BA DE 99 F4 C0 4C B4 BD 9C 20 50 D0 8F 61 C6 C3 92 BB F9 A6 16 D0 71 35
58 BF E9 27 22 99 58 24 74 BF 2A 17 BA 94 ED 4C C4 7F 16 4D D7 17 50 5E C7 43 BD 49 E2
A4 B6 15 F7 1A 15 6C 87 8D ... (cells 5 to 16)
```

Last cell:

9B D3 A1 7D **62** F7 3F 5B D6 85 93 12 DD 4A 0F 10 76 2C F7 3F 96 8E 85 9E 5D ED 4A C1 7D 16 21 8D 33 56 43 D1 4B D0 A2 AE 32 B3 77 A7 56 49 8D 23 D0 13 D0 62 B9

## **B.3. Receiver operation**

At start up the cell delineation process is in HUNT state and the descrambler process is in Acquisition state (C=0).

During the HUNT state, the HEC check is done only on the last six bits of the HEC field (bits HEC6 to HEC1). As soon as a correct HEC is found the cell delineation process enters the PRESYNC state (where the HEC check is still done on 6 bits). During the PRESYNC state, the descrambler is in Acquisition state and the two conveyed samples (U<sub>t-211</sub>, U<sub>t+1</sub>) are extracted and used for descrambler synchronisation.

The first correct HEC is detected upon reception of the following bytes: BE CF ED E9 78, because: HEC (BE CF ED E9) = hAD, this value is compared to (h78 xor h55 = h2D) and the last six bits are the same.

The time reference in the receiver is defined as the time when the first bit of the HEC field of the first cell is received, coincident with the descrambler state V(t). At time t the descrambler is in a random state. Let suppose that V(t) = h2477F94D so  $V_t = 0$ .

#### B.3.1. Acquisition state

During this state the conveyed samples are extracted by modulo addition between the received HEC value and the predicted HEC value :

```
Cell 1: received value =  (HEC \ (BE \ CF \ ED \ E9) = hAD) \ xor \ h55 = hF8  comparison between these two values : h78 xor hF8 = h80, so U_{t-211} = 1 and = U_{t+1} = 0. Cell 2: received value =  (HEC \ (77 \ 86 \ A1 \ 12) = h55) \ xor \ H55 = h00  comparison between these two values : h80 xor h00 = h80, so U_{t+213} = 1 and = U_{t+425} = 0.
```

The conveyed samples are used for descrambler synchronisation, as explained in Appendix A. Every 212 bits the received sample  $U_{t+x}$  is compared to the corresponding bit  $V_{t+x}$  generated by the descrambler. If these two samples are not identical a **constant** correction vector (K= h34DCCEC4) is applied:

```
at time t: V_{t-211} = 0 is compared to U_{t-211} = 1 \rightarrow the correction vector K is applied, at time t+212 : V_{t+1} = 0 is compared to U_{t+1} = 0 \rightarrow the correction vector K is not applied, at time t+424 : V_{t+213} = 0 is compared to U_{t+213} = 1 \rightarrow the correction vector K is applied,...
```

The following table indicates the descrambler state at the times when the samples are compared and when the correction vector is potentially applied.

Time	V(t+x) (bits 1 to 31)	$V_{t+x}$	Comparison between:		Cor.
(t+x)			descrambler	scrambler	
-211	000111011111100001101111000101001	0	-	-	-
0	10110010100111111111011100010010	0	V <sub>t-211</sub> =0	$U_{t-211}=1$	yes
1	0111101000111100110011000011111	0	-	-	-
212	0100110000000100100000010110011	1	$V_{t+1} = 0$	$U_{t+1} = 0$	no
213	1010011000000010010000001011001	0	=	-	-
424	0110110000000100000001011111010	1	$V_{t+213} = 0$	$U_{t+213}=1$	yes
425	1001010101110001001110011101011	0	-	-	-
636	0011100010000011101001000010110	0	$V_{t+425}=0$	$U_{t+425}=0$	no
637	0001110001000001110100100001011	0	=	-	-
848	1011101000111001001001100110010	0	$V_{t+637} = 0$	$U_{t+637}=0$	no
849	0101110100011100100100110011001	0	=	-	-
1060	0100111011010100110000111000111	1	$V_{t+849} = 0$	$U_{t+849}=0$	no
1061	1010011101101010011000011100011	1	=	-	-
1272	0111000100000111011101101110100	0	$V_{t+1061}=1$	$U_{t+1061}=1$	no
1273	0011100010000011101110110111010	1	=	-	-
1484	11100101110101110111111001000101	1	$V_{t+1273}=1$	$U_{t+1273}=1$	no
1485	11110010111010111011111100100010	0	=	-	-
1696	1111110001010100101110101011111	0	$V_{t+1485} = 0$	$U_{t+1485}=1$	yes
1697	0101110101011001011001100111001	0	=		
1908	1110001101100010010000111001110	1	$V_{t+1697}=0$	$U_{t+1697}=1$	yes

1000	1101001011000010000110101110001				1
1909	11010010110000100001101011110001	1	-	-	-
2120	1000101011101100110101101001010	1	$V_{t+1909} = 1$	$U_{t+1909} = 0$	yes
2121	1110011000000101010100000110011	1	-	-	-
2332	100011111111001011101101101101111	1	$V_{t+2121}=1$	$U_{t+2121}=0$	yes
2333	1110010010000001110101101011101	0	-	-	-
2544	0111001110001001001100011011000	1	$V_{t+2333}=0$	$U_{t+2333}=1$	yes
2545	100110101011011111010001111111010	1	-	-	-
2756	0100111011000001101011100000110	0	$V_{t+2545}=1$	$U_{t+2545}=1$	no
2757	0010011101100000110101110000011	1	-	-	-
2968	10110111011001011011111111000111	1	$V_{t+2757}=1$	$U_{t+2757}=1$	no
2969	11011011101100101101111111100011	1	-	-	-
3180	110001001010010010010111000101	1	$V_{t+2969}=1$	$U_{t+2969}=0$	yes
3181	1100000100100001011100011110100	0	-	-	-
3392	001001110100111110010111111001111	0	$V_{t+3181}=0$	$U_{t+3181}=0$	no
3393	000100111010011111001011111100111	1	-	-	-
3604	0110100001001010011110000001110	1	$V_{t+3393}=1$	$U_{t+3393}=1$	no
3605	1011010000100101001111000000111	1	-	-	-
3816	0101000000111001110101000010001	1	$V_{t+3605}=1$	$U_{t+3605}=1$	no
3817	1010100000011100111010100001000	1	-	-	-
4028	011001010111111110000111111010110	0	$V_{t+3817}=1$	$U_{t+3817}=0$	yes
4029	00010001110011001011111001111101	0	-	-	-
4240	1100111110110101000110011001001	0	$V_{t+4029} = 0$	$U_{t+4029} = 0$	no
4241	0110011111011010100011001100100	0	-	-	-
4452	01100001001011001011111000000101	1	$V_{t+4241} = 0$	$U_{t+4241}=1$	yes
4453	1001001111100101011001010010100	0	-	-	-
4664	1101101100001001110101000111111	0	$V_{t+4453} = 0$	$U_{t+4453}=0$	no
4665	0110110110000100111010100011111	0	-	-	-
4876	0000111000010111011110111101010	1	$V_{t+4665} = 0$	$U_{t+4665}=1$	yes
4877	1010010001111000100001101100011	1	-	-	-
5088	1111001010110100110000001110110	0	$V_{t+4877}=1$	$U_{t+4877}=0$	yes
5089	010110100010100101101101101101	0	-	-	-
5300	1001011010000000110110110001101	0	$V_{t+5089} = 0$	$U_{t+5089}=0$	no
5301	0100101101000000011011011000110	0	-	-	-
5512	00011111111100000111011000001111	0	$V_{t+5301}=0$	$U_{t+5301}=1$	yes
5513	0010110010000011010011010010001	1	-	-	-
5724	0010000001001010110110001011000	1	$V_{t+5513}=1$	$U_{t+5513}=1$	no
5725	10010000001001011011011000101100	1	-	-	-
5936	00110111100100110001000000000000	0	$V_{t+5725}=1$	$U_{t+5725}=0$	yes
5937	0011100010111010101100110010110	0	-	-	-
6148	01011001001000011111110100001111	0	$V_{t+5937}=0$	$U_{t+5937}=1$	yes
6149	00001111111100011110001100010001	1	-	-	-
6360	1101010110011110100110000110000	0	$V_{t+6149}=1$	$U_{t+6149}=1$	no
6361	0110101011001111010011000011000	1	-	-	-
6572	01101010001000011110101111111111	0	$V_{t+6361}=1$	$U_{t+6361}=1$	no
6573	0011010100010000111101011111111	0	-	-	-

<u>Note</u>: in this example the correction vector is applied 15 times. For each acquisition process, the number of times the correction vector is applied only depends on the transmit scrambler and the receive descrambler initial states which are random. For 16 consecutive cells received with no error detected in HEC bits 1 to 6, the number of times the correction vector is applied ranges from 0 to 31 (0 corresponds to the unlikely case where the transmit scrambler and the receive descrambler are synchronised at start-up)

During the Acquisition state, each time a cell is received with no error detected in HEC bits 1 to 6, the confidence counter is incremented (C=C+1). Therefore at time t+6572 (cell number 17) the confidence counter has reached the value 16 and the descrambler process enters the Verification state.

#### B.3.2. Verification state

When entering the Verification state, the descrambler in the receiver is assumed to be synchronised, because the 31 conveyed samples received during the Acquisition state are sufficient to insure descrambler synchronisation (this process is deterministic and does not depend on the transmit scrambler and receive descrambler initial states). However because the HEC check during the Acquisition state is performed only on the last six bits, undetected errors may have occurred in the conveyed samples (bits HEC<sub>8</sub> and HEC<sub>7</sub>) resulting in incorrect descrambler synchronisation. For this reason the Verification process tests for a couple of cells that the PRBS bits generated locally by the descrambler  $(V_{t-211}, V_{t+1})$  are identical to the expected ones  $(U_{t-211}, U_{t+1})$ .

During the Verification state the conveyed samples  $(U_{t-211}, U_{t+1})$  are extracted in the same way as during the Acquisition state. Then they are compared to the PRBS bits generated locally  $(V_{t-211}, V_{t+1})$  but feedforward taps are no longer applied. Instead when two correct predictions are made the confidence counter is incremented, else it is decremented.

At time t+6752 the first bit of cell 17 is received. At this time the descrambler state is h418CAFEA and the descrambler process has just entered the Verification state.

```
Received header for cell 17 : 9B D3 A1 7D 62 (HEC value = h62)
Predicted HEC value = HEC (9B D3 A1 7D) xor h55 = h37 xor h55 = h62
Comparison between received HEC and predicted HEC : h62 xor h62 = h00, so U_{t+6573} = 0 and U_{t+6785} = 0.
```

These received samples are compared to the corresponding bits generated locally by the descrambler ( $V_{t+6573} = 0$ ,  $V_{t+6785} = 0$ ). As they are identical the confidence counter is incremented (C=17). This verification process is repeated for the following cells (cells 18 to 24) until the confidence counter reaches the value of 24 and the descrambler process moves to the Steady state.

# Note:

It is easy to verify that the descrambler is actually correctly synchronised when entering the Verification state:

at time t+6752 the descrambler state is h418CAFEA, so the bytes generated by the descrambler from time t+6752 are :

9B D3 A1 7C  $\times \times$  9D 55 31 BC EF F9 78 B7 20 65 7A 1C 46 9D 55 FC E4 EF F4 37 87 20 AB 17 7C 4B E7 59 3C 29 BB 21 BA C8 C4 58 D9 1D CD 3C 23 E7 49 BA 79 BA 08 D3

at time t+6752 (beginning of cell 17) the received bytes are :

9B D3 A1 7D 62 F7 3F 5B D6 85 93 12 DD 4A 0F 10 76 2C F7 3F 96 8E 85 9E 5D ED 4A C1 7D 16 21 8D 33 56 43 D1 4B D0 A2 AE 32 B3 77 A7 56 49 8D 23 D0 13 D0 62 B9

after modulo addition the result is:

#### B.3.3. Steady state operation

In this state the descrambler is assumed to be synchronised. The PRBS generated locally by the descrambler is used to descramble both the header and the payload of the received cells. The conveyed samples  $(U_{t-211}, U_{t+1})$  are no longer extracted, instead they are descrambled by modulo addition with the corresponding descrambler bits  $(V_{t-211}, V_{t+1})$ .

During this state the HEC check is performed by using the full eight bits of the HEC field thus enabling multiple bit error detection and single bit error correction. Cells with correct HEC (or cell headers with single bit error which are corrected) are passed to the ATM layer.

When the HEC check indicates a non-zero syndrome with error bits confined to HEC<sub>8</sub> and HEC<sub>7</sub> the confidence counter is decremented, else it is incremented (the upper limit of the confidence counter is 24).

## **B.4.** Parallel implementation

The descrambler behaviour described in sections B.2 and B.3 of this appendix does not depend on the implementation of the DSS (serial or parallel). Nevertheless, in parallel implementation of the DSS, the fact to receive data words (of 8, 16 or 32 bits) instead of a bit stream requires some slight modifications in the application of the correction vector.

## Example:

Let suppose that the DSS implementation is made in parallel on 8 bits data word. The clock edges occur at time t, t+8,..., t+1904, t+1912,....

Taking the same conditions as in section B.2:

• From a serial description:

```
\label{eq:V(t+1908)} $$V(t+1908) = $h39C246C7$ (correction vector $K=$ $h34DCCEC4$ is applied) $$V(t+1909) = $h4758434B$ $$V(t+1912) = $h3AC21A5F$ $$V(t+1913) = $h758434BF$
```

• From a 8 bits parallel implementation :

The correction vector K can not be applied at time t+1908 because this time is not coincident with a clock edge, so a modified correction vector K' will be applied at the next clock edge t+1912 (that is 4 bits later).

The determination of K' is easy: it is deduced from K by a 4 bits shift using the same polynomial as the scrambler  $(1+x^2+x^3+1)$ . So K'=h4DCCEC42.